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Abstract 
 
        A device structure based compact model for advanced trench gate IGBTs is proposed. The model is 
formulated only with device structure parameters so that no fitting parameters are required. The model is 
applicable to extreme conditions such as under very low or high temperatures.  The validity of the model 
formulation is confirmed with two-dimensional TCAD simulation for voltage range of 1.2kV and 3.3kV IGBTs, 
and for temperature range of 300K and 450K. In this paper conduction mode formulation is proposed which has 
the potential to be used for system level failure analysis. 
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1. Introduction 
 
IGBT compact models, such as Hefner model [1], 
have been widely used in power electronics system 
and circuit design as the device has expanded the 
application from small appliances to EV/HEV and 
tractions etc.[2][3]. The compact models enable to 
simulate large scale IGBT inverters and systems for 
many cycle of switching, where TCAD simulation 
cannot cover. 
Most of the IGBT compact models have been 
formulated based on the combination of physics 
based simplified analytical equations, equivalent 
circuits and behavior models with a number of fitting 
parameters. As far as the models are used within the 
predetermined validity confirmed operation range of 
the models, the circuit simulators effectively show 
the sufficiently accurate results. Once the condition 
exceeds the validity confirmed range, such as high 
temperature condition, the model requires re-fitting 
of the parameters so as to extend the validity range.  
A novel formulation of IGBT compact model 
proposed in this paper eliminates the fitting 
parameters from the model equations and only uses 
the device structure parameters as the model 
parameters. This concept enables the new model to 
be used in extreme condition such as very low or 
high temperature and expands the compact model 
function from circuit optimization to circuit – device 
coupled optimization since the model can applicable 
for wide range of device structure thanks to 
eliminating fitting parameters. In result, for example, 
the model can be also applied to analyze current 
imbalance in a chip due to the lack of process 
uniformities. 
The proposed model is designed to cover the 
advanced IGBT structures with the injection-
enhancement structure with trench gate structure on 
the Cathode side [4] and low injection structure on 
the Anode side [5], which are called the thin wafer 
IGBTs or the field stop (FS) IGBTs with the 
improved tradeoff between on-state voltage drop and 
turn-off loss. 
In this paper, we show the modeling approach 
and verification results. We compare calculation 
results between the model and two-dimentional 
TCAD simulation. The result shows that the model 
can represent latest improvement of IGBTs 
accurately. It would be able to apply for system level 
failure analysis with complicated control sequences 
and severe temperature condition. 
 
2. Structure Oriented Model Formulation 
2.1. N-base Carrier Distribution 
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Fig. 1. Cross sectional view of Trench gate IGBT 
 
Fig.1 shows cross-sectional view of Trench gate  
IGBT. N-base carrier concentration n(x) can be 
formulated with carrier lifetime   and diffusion 
length LA of high injection condition [6]. 
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For the steady state conditions, time dependent 
term is omitted and the solution can be formed as 
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where x1 and x2 are positions of anode edge and 
cathode edge of N-base region as shown in Fig. 1. 
Eq.2 means that N-base carrier distribution is 
decided by the differentials of the carrier distribution 
at both edges. 
Following differential equation of carrier density 
can be also formulated in N-base region. 
 
dx
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We can obtain the differentials of the carrier 
distribution at both edges of N-base. 
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where p and n are hole injection efficiency at 
Anode side and electron injection efficiency at 
Cathode side, respectively. 
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The voltage drop in the N-base can be calculated 
based on the above stored carrier concentration. 
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2.2. Hole Injection from P-emitter 
 
The low injection efficiency Anode structure with 
thin P-emitter layer and thin N-buffer layer is 
modeled for the advanced IGBTs. Fig. 2 shows 
schematic figure of the Anode structure and carrier 
distributions. NA, Lp, ND and Ln are P-emitter 
concentration, thickness, N-buffer concentration and 
thickness, respectively. pp, p1, p1’, n1 and np are 
internal variables as shown in Fig.2. In this model, 
charge neutrality inside the P-emitter and N-buffer 
are considered for model accuracy under high current 
density conditions. 
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Fig. 2. Carrier distribution in P-emitter and N-buffer 
 
The current densities Jn and Jp at N-base edge can 
be calculated by 
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where Dp and Dn are diffusion coefficients for 
hole and electron, respectively. They can be 
calculated by carreir lifetimes. 
Following boundary conditions can be obtained 
by p-n power continuity across the junctions. 
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We can modify Eq. 9-12 with process parameters 
as following: 
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This formulation can be also applied to low 
injection type NPT-IGBT by omitting N-buffer layer. 
 
2.3. Electron Injection from Trench Gate Structure 
 
The proposed model for electron injection from 
trench gate structure is simple, very accurate and 
stable for wide range of structure parameters. The 
carrier concentration in the mesa region is solved 
considering electron current along the accumulation 
layer in the trench interface as a function of position. 
It dramatically improves the accuracy. Fig.3 shows 
current elements under the P-base region. W and S 
are half of cell pitch and half of mesa width, 
respectively. 
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Fig. 3. Current elements in Trench structure 
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Eq. 15 and 16 can be combined with using the 
conductance of accumulation layer, acc , and the 
conductance of mesa region )(nmesa  as following, 
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acc  can be calculated by the electron mobility 
and the accumulated carrier density of MOS-gate. 
The electron mobility is degraded by normal electric 
field and can be calculated by [7].
 
Following differential equation of carrier density 
can be formulated in the mesa region. 
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In result we obtain the Cathode side carreir 
distribution equation with process parameters as 
 
dx
dn
W
S
J
qD
n
n p
n
mesaacc
mesa
n
p 2
11
)(
)(













     
(19) 
 
The voltage drop in mesa region can be 
calculated by 
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2.4. Channel Conductance of MOSFET Region 
 
The voltage drop of the channel can be calculated 
by power of electron current via MOS gate, which is 
calculated by (16), and. channel conductance, which 
can be calculated by surface potential along the 
channel.  
We assume strong inversion condition for the 
channel region. Surface potential )(xSφ can be 
calculated by 
 
)()(2)( xVxx DSPs  φφ                                (21) 
 
Where )(xPφ  is the difference of intrinsic Fermi 
potential and P-base Fermi potential. )(xVDS is the 
potential drop from source side. The charge 
concentration of gate oxide can be calculated by  
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Where oxC  is the capacitance per unit area of gate 
oxide, and GEV is gate-emitter voltage. The charge 
concentration of channel region can be calculated by 
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Where )(xQA  is acceptor concentration of P-base 
region. We can modify it to 
 
  
)())()(2(2
))(2()(
0 xqNxVx
xVxVCxQ
ADSPsi
DSPGEoxC


φ
φ

     (24) 
 
where )(xN A  is acceptor concentration of P-base 
region. Finally the channel conductance can be 
calculated by 
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)(xchannel is the electron mobility in the channel 
which is degraded by normal electric field and can be 
calculated by [7]. 
 
2.5. Built-in Potential 
 
The built-in potential is the difference between 
quasi-Fermi potential and electro static potential as 
shown in Fig. 4. For Anode side, it can be calculated 
by 
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It can be calculated for Cathode side by 
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Fig. 4. Built-in potential 
  
3. Model Validation for Variety of Structure 
and Temperature 
 
The established model was verified by comparing 
with two-dimensional TCAD calculation results. We 
used two types of IGBTs; 1.2kV thin wafer PT-IGBT 
and 3.3kV IEGT for model validation. Table 1 shows 
physical constants used for the calculations by the 
established model and TCAD. Temperature 
dependence is considered for all three constants 
[8][9]. Doping concentration dependence is also 
considered for carrier mobility and lifetime [10][11]. 
Electron mobility degradation by normal electric 
field is evaluated to calculate electron current 
through MOS channel and mesa region. 
 
Table 1. Physical constants for 300K 
Constants For electron For hole 
Carrier mobility 1417cm2/Vs 470.5cm2/Vs 
Carrier lifetime 10.0usec 3.0usec 
Intrinsic carrier density 1.18x1010/cm3 
 
Table 2. Parameters using model verification 
 
Table 2 shows twelve parameters to represent 
these IGBTs by proposed model. Fig. 5 and 6 show 
calculated Ic-Vc characteristics of 1.2kV thin wafer 
PT-IGBT and 3.3kV IEGT, respectively. Fig. 7 and 
8 shows on-state carrier distribution of 1.2kV thin 
wafer PT-IGBT and 3.3kV IEGT, respectively. They 
indicate the model can represent forward 
characteristic accurately under extreme temperature 
condition. 
Fig. 9 shows Trench depth-Vce(sat) relationship 
for 3.3kV IEGT with 8.0um of half cell pitch. Fig. 10 
shows cell pitch-Vce(sat) relationship for 3.3kV 
IEGT with 6.0um of trench depth. They indicate the 
model can predict device improvement accurately. 
 
4. Conclusion 
 
We proposed new compact model for Trench 
gate IGBT. The model is formulated by only physical 
parameters. The bipolar equation is formulated with 
injection efficiencies of anode and cathode side. 
Anode injection efficiency is formulated by doping 
concentration and junction depth of P-emitter and N-
buffer. Cathode injection efficiency is formulated 
with trench gate structure dimensions and carrier 
mobility. Modeling should be easier because fitting 
parameters don’t need to be adjusted. The model is 
validated by comparing with two-dimensional TCAD 
simulation results. The forward characteristics and 
the internal carrier distributions of 1.2kV and 3.3kV 
IGBT show good agreement with TCAD results with 
temperature range from 300K to 450K. The model 
should have large impact to be used for system level 
failure analysis under wide range temperature 
condition. 
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Fig. 5. Ic-Vc comparison between proposed model and 
TCAD for 1.2kV thin wafer PT-IGBT 
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Fig. 6. Ic-Vc comparison between proposed model and 
TCAD for 3.3kV IEGT 
Parameters 
1.2kV 
thin PT-IGBT 
3.3kV 
IEGT 
N-base concentration 8x1013/cm3 2x1013/cm3 
N-base thickness 112um 342um 
Half cell pitch: W 2.0um 8.0um 
Half mesa width: S 1.5um 1.5um 
P-base surface concentration 2x1017/cm2 2x1017/cm2 
P-base thickness 3.0um 3.0um 
Trench depth 6.0um 6.0um 
Gate oxide thickness 0.1um 0.1um 
P-emitter concentration 1x1017/cm3 2x1017/cm3 
P-emitter thickness 1.0um 1.0um 
N-buffer concentration 9x1016/cm3 9x1016/cm3 
N-buffer thickness 1.0um 1.0um 
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Fig. 7. N-base carrier distribution comparison between 
proposed model and TCAD for 1.2kV ThinPT-IGBT 
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Fig. 8. N-base carrier distribution comparison between 
proposed model and TCAD for 3.3kV IEGT 
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Fig. 9. Trench depth-Vce(sat) relationship comparison 
between proposed model and TCAD for 3.3kV IEGT 
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Fig. 10. Cell pitch-Vce(sat) relationship comparison 
between proposed model and TCAD for 3.3kV IEGT 
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